Constructing Sorting Networks from k-Sorters
نویسندگان
چکیده
We study the problem of using sorters of k vabxes to form large sorting and merging networks. For n an integral power of k, we show how to merge k sorted vectors of length n/k each using 4 log, n 3 layers of k-sorters and 4 log* n 5 layers of k=ittiqut binary mergers. As a result, we show how to sort R v&es using 2 iag$ n -log, n layers of k-sorters and 2 logf n 3 fog& n * I fayers of k-input l;inar)r mergers.
منابع مشابه
Some Topological Properties of Bitonic Sorters
This paper proves some topological properties of bitonic sorters, which have found applications in constructing, along with banyan networks, internally nonblocking switching fabrics in future broadband networks. The states of all the sorting elements of an N N bitonic sorter are studied for four different input sequences ai i N ; @ =1, bi i N ; @ =1, ci i N ; @ =1, and di i N ; @ =1, where ai...
متن کاملLecture Notes on the New Aks Sorting Network
Ajtai, Komlós, and Szemerédi constructed sorting networks with N wires of depth O(logN ). They were not concerned with the value of the proportionality constant implicit in the O-notation; subsequently Paterson replaced the O(logN ) by c log2 N with c under 6100. We describe an implementation of a more recent, and as yet unpublished, proposal of Ajtai, Komlós, and Szemerédi, that yields a small...
متن کاملCombination of the Sorting Line Priority Polling Control Mechanism
The paper proposed the priority polling control mechanism of the unit material combinations sorting lines, and sorters operating process is understood to be the arrival process of orders, service process of each sorter sorts orders and the conversion process between sorting machines. Control process, sorters of the combined sorting lines are divided into the priority sorters and ordinary sorter...
متن کاملΝmos-based Sorters for Multiplier Implementations
The capabilities of the conceptual link between threshold gates and sorting networks are explored by implementing a which uses a sorter as the main building block. Traditional disadvantages of binary sorters such as their hardware intensive nature are avoided by using νMOS circuits which allow to improve previous results for multipliers based on a similar architecture.
متن کاملHigh performance Parallel Linear Sorter Core Design
Hardware sorters exploit inherent concurrency to improve the performance of sequential, softwarebased sorting algorithms. They are often based on Batcher’s odd-even or bitonic merging networks to attenuate the areagreedy hardware solutions. In this paper, a new hardware sorter architecture is presented. It is composed of smaller sorter circuits inspired on insertion sorting algorithms that cont...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Inf. Process. Lett.
دوره 33 شماره
صفحات -
تاریخ انتشار 1989